RENEWLab
1.1.0
RENEW project
Namespaces
|
Variables
macros.py File Reference
Namespaces
macros
Variables
int
macros.RF_RST_REG
= 48
int
macros.FPGA_IRIS030_WR_AGC_ENABLE_FLAG
= 232
int
macros.FPGA_IRIS030_WR_AGC_RESET_FLAG
= 236
int
macros.FPGA_IRIS030_WR_IQ_THRESH
= 240
int
macros.FPGA_IRIS030_WR_NUM_SAMPS_SAT
= 244
int
macros.FPGA_IRIS030_WR_MAX_NUM_SAMPS_AGC
= 248
int
macros.FPGA_IRIS030_WR_RSSI_TARGET
= 252
int
macros.FPGA_IRIS030_WR_WAIT_COUNT_THRESH
= 256
int
macros.FPGA_IRIS030_WR_AGC_SMALL_JUMP
= 260
int
macros.FPGA_IRIS030_WR_AGC_BIG_JUMP
= 264
int
macros.FPGA_IRIS030_WR_AGC_TEST_GAIN_SETTINGS
= 268
int
macros.FPGA_IRIS030_WR_AGC_LNA_IN
= 272
int
macros.FPGA_IRIS030_WR_AGC_TIA_IN
= 276
int
macros.FPGA_IRIS030_WR_AGC_PGA_IN
= 280
int
macros.FPGA_IRIS030_RD_MEASURED_RSSI
= 284
int
macros.FPGA_IRIS030_WR_PKT_DET_THRESH
= 288
int
macros.FPGA_IRIS030_WR_PKT_DET_NUM_SAMPS
= 292
int
macros.FPGA_IRIS030_WR_PKT_DET_ENABLE
= 296
int
macros.FPGA_IRIS030_WR_PKT_DET_NEW_FRAME
= 300
int
macros.FPGA_IRIS030_WR_AGC_ATTN_IN
= 304
int
macros.FPGA_IRIS030_WR_AGC_LNA1_IN
= 308
int
macros.FPGA_IRIS030_WR_AGC_LNA2_IN
= 312
int
macros.FPGA_IRIS030_WR_AGC_GAIN_INIT
= 316
int
macros.FPGA_IRIS030_WR_NUM_SAT_STAGES
= 320
int
macros.FPGA_IRIS030_WR_NUM_FINE_STAGES
= 324
PYTHON
IrisUtils
macros.py
Generated by
1.8.17